



## United States Patent and Trademark Office

UNITED STA1. DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/273,560	03/22/1999	TAKUMI HASEGAWA	Q53743	7269
	7590 07/03/2002			
SUGHRUE, MION, ZINN, MACPEAK & SEAS			EXAMINER	
2100 PENNSYLVANIA AVE. N.W. WASHINGTON,, DC 200373202		THANGAVELU, KANDASAMY		
			ART UNIT	PAPER NUMBER

2123 DATE MAILED: 07/03/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	pplicant(s)			
Advisory Action	09/273,560	HASEGAWA, TAKUMI			
Advisory Action	Examiner	Art Unit			
	Kandasamy Thangavelu	2123			
The MAILING DATE of this communication appe	ears on the cover sheet with the	correspondence address			
THE REPLY FILED 6/05/02 FAILS TO PLACE THIS APT Therefore, further action by the applicant is required to avainal rejection under 37 CFR 1.113 may only be either: (1 condition for allowance; (2) a timely filed Notice of Appea Examination (RCE) in compliance with 37 CFR 1.114.	void abandonment of this application ) a timely filed amendment whice	ation. A proper reply to a h			
	EPLY [check either a) or b)]				
a) The period for reply expires 3 months from the mailing date					
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire I ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The	later than SIX MONTHS from the mailing FILED WITHIN TWO MONTHS OF TI	ng date of the final rejection.  HE FINAL REJECTION. See MPEP  FR 1.136(a) and the appropriate extension			
fee have been filed is the date for purposes of determining the period of fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of (2) as set forth in (b) above, if checked. Any reply received by the Offictimely filed, may reduce any earned patent term adjustment. See 37 C	the shortened statutory period for reply ce later than three months after the mai	originally set in the final Office action; or			
1. A Notice of Appeal was filed on Appellant's 37 CFR 1.192(a), or any extension thereof (37 CFF					
2. The proposed amendment(s) will not be entered be	ecause:				
(a)  they raise new issues that would require further	er consideration and/or search (	see NOTE below);			
(b) they raise the issue of new matter (see Note b	pelow);	,			
<ul><li>(c)  they are not deemed to place the application in issues for appeal; and/or</li></ul>	n better form for appeal by mate	rially reducing or simplifying the			
(d)  they present additional claims without canceli	ng a corresponding number of f	inally rejected claims.			
NOTE:					
3. Applicant's reply has overcome the following rejecti	on(s):				
4. Newly proposed or amended claim(s) would canceling the non-allowable claim(s).	be allowable if submitted in a se	eparate, timely filed amendment			
5. ☐ The a) ☐ affidavit, b) ☐ exhibit, or c) ☐ request for application in condition for allowance because: See	reconsideration has been consi e <u>Attachment- A</u> .	dered but does NOT place the			
6. The affidavit or exhibit will NOT be considered becaraised by the Examiner in the final rejection.	ause it is not directed SOLELY t	o issues which were newly			
7. ☐ For purposes of Appeal, the proposed amendment(s) a) ☐ will not be entered or b) ☐ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.					
The status of the claim(s) is (or will be) as follows:					
Claim(s) allowed:					
Claim(s) objected to:					
Claim(s) rejected:					
Claim(s) withdrawn from consideration:					
8. The proposed drawing correction filed on is a) approved or b) disapproved by the Examiner.					
9. Note the attached Information Disclosure Statemer	nt(s)( PTO-1449) Paper No(s)	i			
10. Other:		Man Made			

U.S. Patent and Trademark Office

SAMUEL BRODA, ESQ. PATENT EXAMINER

Application/Control Number: 09/273,560 Page 2

Art Unit: 2123

## ATTACHMENT - A: ADVISORY ACTION

- 1. The examiner has reviewed the request for reconsideration under 37CFR §1.116 and request for withdrawal of premature finality. The final rejection is not premature. The applicant has made substantial amendments to the claims resulting in modifications of limitations and a change in the scope of the claimed invention, which necessitated citation of new reference. So the action was made final.
- 2. As per the argument that Hasegawa does not teach storing logical operation information in the library and in particular does not teach storing "logic operation information representing correspondence between a logical value of each input terminal and the logical value of each output terminal", as required by claims 1-4, the examiner respectfully disagrees with the applicant as explained below.

Blinne teaches determining the delay times of cells and integrated circuits using cell libraries. Hasegawa shows how the delay times at the input pins of an OR gate affects the delay time of the output pin of the OR gate as shown in Figs. 2, 3 and 5. The logic operation information representing correspondence between a logical value of each input terminal and the logical value of each output terminal is used in determining the delay time from input terminal to the output terminal, as per Col 2, Lines 31-42. So the circuit having shortest delay time affects the delay for the rising signal, while the circuit having longest delay affects the delay for the falling signal. The logic operation information is used in identifying an arc (circuit) as valid or invalid. If an AND gate was involved, then the logic operation information would again be used to determine the

Application/Control Number: 09/273,560

Art Unit: 2123

delay time at the output pin and to identify the arc (circuit) as valid or not valid for the rise and fall signals. This is what is explained in Col 3, Lines 4-27, where the arcs are specified as invalid or valid. So Hasegawa uses the logic operation information to determine if an arc affects the delay time of the output signal or not. This also means that the logic operation information is stored in the computer as a file, or in a database or in the library.

In the application, Figure 6 shows the worst delay for the rising signals at the input pins of the AND gate. The worst delay is dependent on the longest delay at the input pins. So the input pin with the longest delay is valid and all other input pins and the circuits connected to them are invalid. Figure 7 shows the worst delay for the falling signals at the input pins of an AND gate. The worst delay is dependent on the shortest delay at the input pins for the falling signals. So the input pin with the shortest delay is valid and all other input pins and the circuits connected to them are invalid. The same logic operation information used in Hasegawa to determine the arcs as valid or invalid is used in application to compute the delay. So the method is same and the results are the same.

As argued in paper #8 (and summarized), it would have been obvious to one of ordinary skill in the art to combine the method of Hasegawa to compute the delays at the output pin taking into account the delays at the input pins and the logic operation information with the method of Blinne to compute delays for individual cells, as that would result in accurate determination of the delays in the circuits.

Application/Control Number: 09/273,560

Art Unit: 2123

3. In view of the above explanation, the request for reconsideration has been considered but is not persuasive and does not place the application in condition for allowance.

K. Thangavelu Art Unit 2123 June 21, 2002

SAMUEL BRODA, ESQ. PATENT EXAMINER

SAMUEL BRODA, ESQ. PATENT ExamineR